In this paper, a two-dimensional electron gas (2DEG) charge-control model for carrier density in the channel is developed for a separated double-gate high-electron-mobility transistor. The model is extended to calculate I d -V g characteristics of the device. The drain current model uses a polynomial dependence of sheet carrier concentration on the position of a quasi-Fermi energy level to predict the modulation of back carrier concentration due to a front gate bias. The characteristics are investigated for various channel thicknesses and delta doping concentrations in order to study the effect of the back gate on the overall device performance. (d 2 ) distance of the top (bottom) channel from the front (back) gate E f 1 (E f 2 ) position of the quasi-Fermi energy level at the top (bottom) hetero-interface
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Introduction
InP-based InAlAs/InGaAs high-electron-mobility transistors (HEMTs) are currently the fastest transistors characterized by their high electron mobility, high electron saturation velocity and high electron concentration in the channel. The capability of these devices to operate in millimeter-wave (30 to 300 GHz) and sub-millimeter-wave (300 GHz to 3 THz) frequency ranges with lower noise figures finds reliable applications in the field of optoelectronic and microwave communication systems [1] . In general, the key principles for improving the frequency performance of FETs involve reduction in the traveling distance of electrons, i.e. the gate length, and an increase in the travelling speed of carriers in the channel. However by reducing the gate length below 100 nm leads to the onset of short-channel effects (SCEs) in the device. The oncoming of these effects is attributed to lesser gate control on the channel and the lowering of barrier due to drain field penetration to the source side resulting in the degradation of device performance like cut-off frequency (f T ), maximum frequency of oscillation (f max ), transconductance (g m ), threshold voltage shift, etc [2] [3] [4] [5] . Recently, an InP-based double-gate high-electron-mobility transistor (DGHEMT) has set up a new paradigm in the field of compound semiconductor devices to reduce the SCEs in the devices [6, 7] and thus enhance the device performance in terms of drain-induced barrier lowering, f T , f max , etc. However, various alternative approaches such as (a) multilayer cap technology to reduce parasitic resistance [8] , (b) using the graded InGaAs channel [9] or InAs in the channel [10] to enhance carrier mobility, (c) reducing Schottky layer thickness to increase the device aspect ratio [11, 12] are there to overcome the SCEs in the device, thus improving the RF performance. But the factors like emergence of gate leakage current through the thin Schottky barrier, i.e. below 8-10 nm, and the breakdown reliability of using InAs in the channel may be detrimental to the overall device performance, as the relative narrow band gap of InAs (∼0.36 eV) may subject the device to several impact ionization-related non-idealities, some of which may involve trapping of holes generated by impact ionization. Further, using a composite InGaAs/InP channel leads to enhanced breakdown performance of the device but the NF min of the device becomes more sensitive to the gate bias voltage [13] .
In that case the DGHEMT not only reduces SCEs by increasing the gate controllability but also has superior noise behavior over its single gate counterpart in terms of intrinsic P and R noise parameters and extrinsic NF min , G ass , and R n noise parameters [14] . Another attractive feature of double-gate technology, which is indeed a great advantage for studying the DG device, is its ability to dynamically control the threshold voltage by the coupling of the two gates. In this case, the two gates are easily biased independently (i.e. a fixed gate voltage is applied to one gate and a variable to the other) as they are formed in different process steps. When both gates are tied together (T-DGHEMT), the device works as a conventional HEMT (two-port system) with only one control electrode to modulate the two-dimensional electron gas (2DEG) concentration, whereas the device becomes a three-port system when independent biases are applied to the gates of the separated-DGHEMT (S-DGHEMT). These three-port systems offer novel possibilities such as mixing applications and the fabrication of the velocity-modulated transistor (VMT).
Considering this important aspect of double-gate technology, a physical model for the S-DGHEMT is proposed so as to study the 2DEG carrier distribution for an independent gate bias condition, and based on it, a current-voltage characteristic is obtained. The dual hetero-structure HEMT (DH-HEMT) approach is used in the analysis as in the S-DGHEMT where a fixed bias is applied to one of the gates (back), thus fixing the concentration in the back channel, and a variable bias is applied to the second gate (front). This is identical to the working of DH-HEMT devices as they consist of a dual channel and a single gate to modulate the carrier concentration in the channel. Although, both DH-HEMT and S-DGHEMT provide twice the current density as compared to the conventional HEMT, the S-DGHEMT, by the virtue of its second gate control, provides better SCE immunity and an additional flexibility of variable threshold voltages by modulating the back channel concentration which got fixed in the DH-HEMT during the fabrication process itself.
The previous models of the DH-HEMT [15, 16] have not considered the effect of channel thickness because their analysis validates for the channel thickness exceeding 21 nm, whereas in the present analysis, the channel thickness effect is taken into account in the form of a potential drop from the top hetero-interface to the bottom channel. Figure 2 shows the conduction band energy diagram of the DGHEMT under separately biased Schottky gates. Table 1 lists various parameters of ternary semiconductors InAlAs and InGaAs used in simulation and analytical modeling of devices. It may be noted that the value of the saturation velocity of InGaAs is on the higher side, i.e. toward the peak velocity, so as to compensate for the quasiballistic transport conditions under the gate region. The analytical results obtained are compared with ATLAS simulated and available experimental results [6, 17] . In simulation, the delta doping for the top (bottom) heterostructure is realized through a thin uniformly doped layer of thickness d a 1 (d a 2 ) with the doping concentration N d 1 (N d 2 ) , and the source and drain electrodes are limited to the channel region as the analytical model does not consider parallel conduction in the device and uses only InGaAs parameters given in table 1. The models activated in the simulation include the field-dependent and concentration-dependent mobility models. The parasitic drain and source resistances have been incorporated as the resistances associated with metallization which are obtained by subtracting the access resistances from the total parasitic resistances. The surface charges are included at the top and bottom of the semiconductor-air interface of the recess and their value is taken to be 4.55 × 10 16 m −2 . However, the effect of the interface charge at the top of the cap layer is 
Device structure and simulation model

Model formulation
Top and bottom hetero-interface
The solution of Poisson's equation for the top and bottom InAlAs region leads to the following expression for the 2DEG concentration in the top/bottom region of the channel [18, 19] :
where j = 1, 2 ('1' stands for the top hetero-interface and '2' stands for the bottom hetero-interface) and V thj can be given by [20] 
which, in our case, can be simplified to
The last term in the above expression is included so as to take the effect of the interface charge in the analysis. The model also takes into account the nonlinear relationship between the sheet carrier density (n soj ) and the quasi-Fermi energy level (E fj ) [21] to validate it from a subthreshold region to a high conduction region and is given by
where k 1 , k 2 and k 3 are the temperature-dependent constants. Sheet carrier density in (1) cannot exceed its maximum value that is limited by the doping thickness product and is given as
It may be noted that the analysis has been carried out using volume doping concentration for both top and bottom doping concentrations; however, the delta doping expression can also be easily used as per the relationship N dj = δ j /d aj .
Channel region
A fixed value of a back gate bias (V g2 ) fixes the carrier concentration in the back channel but with an increase in the front gate bias, the front channel enters into the sub-threshold region of operation at V g 1 = V th1 and subsequently the carriers got depleted at V g 1 = V th1 + k 1 ; therefore for V g 1 > V th1 the front gate starts modulating the back carrier concentration. This effect of the front gate on the 2DEG concentration in the channel can be expressed by using Gauss's law in the channel region of thickness (d c ) and is given as
where F 1 , the field at the top interface, and F 2 , the field at the bottom interface, are given by
and
For a fixed back gate bias and depleted front channel (in subthreshold regime or fully depleted), the front gate voltage starts modulating the back channel concentration by virtue of the negative value of F 1 (equation (6)) in equation (5), i.e.
In order to complete the charge control model for the back channel, a relationship between E f 1 and n s 2 is required. The carriers depleted from the back channel by the front gate can be expressed as
which follows the same relationship between E f 1e and n s 1e as reported for the single hetero-structure, i.e.
This can be physically interpreted as the 2DEG charge depleted from the bottom hetero-interface is equivalent to accumulating −n s 1e 2DEG charge at the top hetero-interface. If the triangular potential well approximation for n s 1e − E f 1e is used, the top hetero-interface Fermi potential E f 1 as a function of E f 1e can be expressed as
As the previous models [15, 16] for the DH-HEMT were channel thickness independent and based on the assertion that the channel should be thick enough to have two separate triangular wells, in our model the channel thickness effect has been incorporated by taking into account the vertical potential drop in the front electric field (F 1 ) as it transverses the channel thickness (d c ); thus equation (11) can be written as
i.e.
With the above equation a relationship between the bottom charge density and the top Fermi level is established.
Total sheet carrier concentration
In general, the total electron concentration (n sT ) in the channel under the condition that V g 2 > V th2 + k 1 can be expressed as (figure 2)
For an applied drain voltage the expression for n so1 is obtained by solving equations (1) and (3) simultaneously for an applied drain bias, V ds , is
where β = ε q.d 1 
.
Using equations (3), (8) and (13) the charge in the bottom channel as a function of the front gate is obtained iteratively.
Drain current model
In general, the expression for drain current is given by
where the carrier velocity is taken as field dependent and expressed by the following expression [21] :
where E = dV(x)/dx is the electric field in the channel, μ o is the low field mobility, v sat is the saturation velocity of electrons and E c is the critical field given by v sat /μ o . The drain current can be obtained using equations (14), (16) and (17) and is given as
The expression of I d 1 in the linear as well as saturation region is obtained from Gupta et al [22] , whereas in order to obtain bottom channel current I d 2 , the expression obtained for n s 2 by solving equations (3) and (13) iteratively is very complicated to proceed with, so the expression is fitted with a polynomial relationship between n s 2 and V g 1 . A polynomial of the fourth order is used to fit the n s 2 -V g 1 relationship obtained for the bottom hetero-interface. For an applied drain voltage, V ds , the relationship can be written as
where P i are the coefficients of the polynomial extracted from equation (8) .
Using equations (16), (17) and (19) , the drain current for the bottom hetero-interface in the linear region can be expressed as
Integrating (20) 
whereas in the saturation region, the velocity of carriers in the channel no longer remains field dependent and reaches v sat ; in this case the expression for the bottom hetero-interface drain current is obtained as
and In order to take into account the effect of the parasitic drain and source resistances, the drain-source voltage and gate-source voltage are replaced by their respective extrinsic voltages in the above equations as follows:
The resulting equations are then solved iteratively to obtain the drain current under extrinsic conditions.
Results and discussion
In section 3.1, a numerical technique was developed to calculate the channel charge for the top/bottom channel of the device. In section 3.2, the bottom charge was related to the top channel charge and the subsequent relationship between the applied front gate voltages for a fixed back gate bias is obtained. Figure 3 figure  clearly shows the modulating effect of a front gate bias on the back channel concentration; a larger negative front gate bias depletes the back channel concentration. Further, the figure also shows that for a thicker channel a larger front gate bias is required to fully deplete the carriers in the back channel. This variation is due to the value F 1 · d c incorporated in equation (12) which relates the variation in the front Fermi level variation to the back carrier concentration in the channel. For the larger value of the channel thickness the value of the F 1 · d c factor increases which results in a larger vertical potential drop across the channel, so a larger front gate bias is required to compensate the potential drop due to variation in channel thickness. On the other hand, for a larger value of the negative back gate voltage a lesser front gate voltage is required to deplete the carriers in the back channel. This is because as the larger negative values of the back gate voltage result in smaller back charge concentration according to equation (1) , so a lesser front gate voltage is enough to deplete the smaller concentration of the carrier left in the channel.
In section 3.3, an expression for the total concentration of carriers in the channel both due to front and back carriers is related to the front gate bias for a fixed value of a back gate bias that is less than the threshold voltage of the back hetero-interface. It is worthwhile to note here that though the present model developed here is valid for different values of delta doping concentration and Schottky and spacer layers both for the front and back hetero-interface, we have discussed only the case where both the front and back hetero-interface are identical in every aspect. Figure 3 (b) plots the carrier concentration (total, top and bottom) in the channel versus the front gate bias for the back gate bias of −0.1 V at two different delta doping concentrations of 5 × 10 12 cm −2 and 4 × 10 12 cm −2 . The figure shows that the total carrier concentration (n sT ) follows the back carrier concentration (n s2 ) until the front channel is switched off. When the front channel enters into sub-threshold mode (∼−0.4 V) the total and back carrier concentrations begin to depart; beyond this point the total carrier concentration becomes the function of both the front and back channel charge concentrations. It is also clear from the figure that as the front channel gets populated, the modulating effect of the front gate on the back channel disappears and the carrier concentration in the back channel becomes constant. However, the concentration in the back channel is still the function of the back gate voltage, but for a fixed value of it, the concentration is fixed and no longer varies. This is because the formation of the channel at the top shields the effects of the front gate on the back channel modulation. Therefore, the variation in the total channel charge concentration is only due to the modulation in the front channel charge.
Further, in figure 3(b) , for the front and bottom delta doping concentrations of 4 × 10 12 cm −2 , the whole graph shifts toward the right as now the front channel can be cut off at a lower value of gate voltage. The graph shows the similar variation in the top, bottom and total concentrations, as discussed in the above paragraph. Further, there is a greater drop in the electron concentration in the channel for a 20% decrease in the delta doping concentration; this can be explained as the surface charge compensation of the electrons in the channel. It may be noted that the value of surface charges remains the same in the whole analysis.
In section 3.4, an expression for a drain current is derived from the sheet carrier concentration relationship. A polynomial dependence of back carrier concentration is used to obtain current for the back channel. Figure 4 shows the close matching of the graphs of the variation in the back carrier concentration with the front gate voltage, both obtained from the model and by using the polynomial dependence relationship for the back gate voltage of −0.2 V. The drain current variation with the front gate voltage at various back gate biases is shown in figure 5 . The figure also plots the results obtained from the simulated one, using the ATLAS Device Simulator 6 and the experimental results [17] . From the figure it is clear that the threshold voltage of the device varies with the variation in the back gate voltages. This is because with the variation in the back gate voltage, the back channel concentration varies and results in the variation in the front gate voltage at which the channel is at the threshold of the depletion of the total charge. This variation in the threshold voltage is an added advantage of these devices along with the reported reduction in the SCEs and improved frequency performance in terms of f t and f max of the device [6] . The close matching between simulated, analytical and experimental results shows that the model developed is accurate in predicting the current characteristics with front gate voltage variation at a fixed back bias.
Conclusion
A charge control model for carrier density is developed for a S-DGHEMT. The model is extended to calculate the I d -V g characteristics of the device. The model uses a polynomial dependence of sheet carrier concentration on the position of the quasi-Fermi energy level to predict the modulation of back carrier concentration due to a front gate bias. The characteristics are investigated for various channel thicknesses and delta doping concentrations in order to study the back gate effect on the overall device performance. Results show that the S-DGHEMT can be used as a variable threshold device that finds potential application in mixed mode circuits. The analytical results obtained are verified by comparing them with the ATLAS device simulator and experimental results. A good agreement between the results is obtained, thus validating the model.
